



Plasma-dicing: a device-enabling technology for advanced packaging and 3D integration.

**Philippe Bézard,
Julien Vitiello, Swann Ferrand, Maximilien Cottat, Thierry Lazerand**

MINAPAD

Session: Dicing / Picking 1

Grenoble, France

May, 22nd 2019



DISCO


Kiru · Kezuru · Migaku Technologies

Outline

1. Limitations of the current dicing technologies and motivations
2. Integrating Plasma dicing in a 3D packaging flow.

-
1. Limitations of the current dicing technologies and motivations
 2. Integrating Plasma dicing in a 3D packaging flow.

Motivations – What do we want?




1. Throughput




Oxide, nitride,
PR, polyimide,
PBO, metals

2. Materials



3. Shapes

1x1mm Die Size Variation Comparison
Between Laser and Plasma Dicing



Source: OnSemiconductor, Arizona, 2014

4. Perfect Die

Identifying bottlenecks for throughput

Good dies per wafer per hour

=

Y . N . W

Yield is affected
by **dicing**
(damages, residues)

- Number of dies per wafer
- ✓ Die dimension
 - ✓ Die shape
 - ✓ Die layout (orthogonal or not)
 - ✓ Width of dicing streets

Determined by dicing technology.

Wafers per hour


- ✓ Number of process steps
- ✓ Process step time

Cut speed has to be high with
minimal addition of required steps.

Dicing is a primary bottleneck for throughput

Wafer Dicing Technology limits

Blade Dicing



Damages

Cracks, chips, debris,
water residues


Heat, delamination

Cut speeds

Slow for small dies, thin
wafers

Slow for small dies,
multiple passes for thicker /
multi-material wafers


Laser Dicing



Sequential mechanical / thermal processes limited by beam/ blade dimensions

Parallel + chemical dicing technology: plasma dicing


Blade Dicing	Plasma Dicing
Street size > 80 μm	Street size Aspect ratio < 30:1, die picking is usually the bottleneck
Die layout Orthogonal	Die layout No constraint
Damages Cracks, chips, debris, water residues	Damages Sub- μm sidewall roughness, no chipping, cracking, recast
Cut speeds Slow for small dies, thin wafers	Cut speeds Slow for thick dies, hard-material wafers
Dimension accuracy > 10 μm	Dimension accuracy < 1 μm




Highest die density and best quality with plasma

Impact on die strength

$$\delta = \frac{3LW}{2bh^2}$$




Thick Si Die Strength Measurement by 3pt-Bending
(10x10mm, t200um)





- Thick die -> sidewall contributions to the die strengths are large
- Sidewall quality correlates to die strengths
- Plasma dicing **improves die strengths** for **thick** dies

Thin Si Die strength Measurement by 3-pt Bending
(6x6mm, t40um, all having DP08 finish)



- When die is thin, sidewall contributions to die strengths diminishes
- Wafer backside finish quality dominates die strengths
- Same wafer backside finish -> **similar thin die strengths**


Impact on throughput



Smaller streets \Rightarrow More dies
 \Rightarrow higher gains compared to blade dicing

Thinner substrates \Rightarrow Less to etch
 \Rightarrow Faster cut speed by several order of magnitudes compared to blade dicing.

Throughput and Cost of ownership





Better CoO with plasma dicing for small dies / thin wafers compared to blade dicing

-> complementary approach in terms of CoO.

Even when the CoO is worse with plasma dicing, some applications may need the best quality available.

Plasma Dicing – Integrating FEOL into BEOL

Three-step “Bosch” process



Most common trade-offs (dicing quality vs throughput) are:

- Large scallop depths vs etch rate
- Large scallop aspect ratio vs selectivity.

Typical performance of plasma dicing processes

Ultra-low damage

Tape temperature is ~60°C (low thermal),
no mechanical action

Materials

High selectivity with SiO₂ (1000:1), PR (> 250:1),
possible to etch with metals exposed

Die shapes

Litho-defined

Cut speeds

Typically 25-30 μm / min for Silicon

Dimension accuracy


Litho-defined (~100 nm)

Performance looks promising
(5 min-long process for a common 150 μm-thick wafer).
Optional additional mask (SiO/N passivation is enough)

What about the die strength?

-
1. Limitations of the current dicing technologies and motivations
 2. Integrating Plasma dicing in a 3D packaging flow.

Plasma dicing in a Damascene RDL process flow




Damascene process flow allows higher RDL density, sub-micron L&S. Plasma dicing and other key technologies allow parallelizing steps.

Bonus of plasma dicing – TSV etching during dicing

15 μ m Trench diameter


400 μ m deep



High rate

8 μ m Via diameter

120 μ m deep



Vertical profile

Fluorocarbon polymer needs to be removed before TSVs can be filled.

HDRF: Efficient fluorocarbon polymer removal

Downstream

FREE RADICALS
ions

Several small ICP sources

- **High plasma density ICP source**
 - Radicals density > $1E17\text{ cm}^{-3}$
 - Mainly radicals (~ 10,000 x more than ions at wafer level)
 - Low temperature processing < 70°C

- **Low impact to sensitive devices**

**DRIE polymer
Via top**

EDX analysis

XPS analysis

klm - 31 - Ga keV

F1s control sample #006
Binding Energy (eV)

After HDRF

klm - 31 - Ga keV

F1s sample2
Counts / s
Binding Energy (eV)

Low Temperature Processes for TSV Integration

Problem:
Scallops

TSV Via Etch

- 10:1 Aspect Ratio
- **Smooth sidewalls**
- Uniform depth
- Vertical profile
- No undercut


DRIE Si



TSV CVD Liner

- Continuous
- Conformal
- Leakage/breakdown
- Breakdown
- Adhesion
- Thermal budget


F.A.S.T. SiO₂



TSV Barrier/Seed


- Continuous
- Conformal
- Thermal budget
- Copper compatible
- Low resistivity

F.A.S.T. TiN/Cu




Liner Technology Approaches for TSV

**ALD
PEALD**




Very thin
Slow rate
Conformal

FAST




Thick
Moderate rate
Conformal

PECVD





Very thick
High rate
Non-conformal





F.A.S.T.[®] Crossroads of ALD and CVD


(PE)CVD




(PE)ALD
Monolayer growth



Fast
Atomic
Sequential
Technology






Multilayer growth




F.A.S.T.[®] SiO₂ Liner


Conformality adjustable (150°C)



TiN and Cu example with FAST



TiN



Copper

Conclusion

- Plasma dicing is a complementary technology: laser ablation/stealth and saw dicing will not be replaced, only new devices will now be possible.
- Top-notch dicing quality if requirements are extreme.
- 3D/hybrid packaging process flows benefit a lot from plasma dicing.

Thank you for your attention!




This project has received funding from the Electronic Component Systems for European Leadership Joint Undertaking under grant agreement No 737497. This Joint Undertaking receives support from the European Union's Horizon 2020 research and innovation programme and Portugal, Austria, Netherlands, Finland, Germany, Hungary, Ireland, France, and Sweden.

Surface Activation/Cleaning for Wafer Bonding


High O* exposure without ions, UV or high temp

Without plasma treatment



20 voids


With plasma treatment



<1 void


Silicon:Silicon
Silicon:Quartz

Improved underfill distribution




Flux residues

Contact angle 60-80° to 10° with O* radical exposure




Improved epoxy wetting and void-free reflow

Wire Bonding Pad Cleaning



Contamination and/or oxidation removal



Treatment	Pull test w/ 25µm Au wire (grams)	Improvement
No treatment	~3.2	-
Conventional	~4.7	+ 17%
HDRF	~8.9	+ 60%

Reduced ion-impact allows longer radicals exposure. Lower surface activation energy promotes bonding.